Abstract-We propose the theory of Cayley graphs as a framework to analyse gate counts and quantum costs resulting from reversible circuit synthesis. Several methods have been proposed in the reversible logic synthesis literature by considering different libraries whose gates are associated to the generating sets of certain Cayley graphs. In a Cayley graph, the distance between two vertices corresponds to the optimal circuit size. The lower bound for the diameter of Cayley graphs is also a lower bound for the worst case for any algorithm that uses the corresponding gate library. In this paper, we study two Cayley graphs on the Symmetric Group S2n : the first, denoted by In, is defined by a generating set associated to generalized Toffoli gates; and the second, the hypercube Cayley graph Hn, is defined by a generating set associated to multiple-control Toffoli gates. Those two Cayley graphs have degree n2
I. INTRODUCTION
An important feature of the circuit model of quantum computation is reversibility. This isa consequence of the evolution postulate of quantum mechanics, which states that the time-evolution of the state of a closed quantum system is described by a unitary operator [1] . Therefore, the theory of reversible computation is one of the foundations of quantum computation. In any reversible circuit-classical or quantumthe output contains sufficient information to reconstruct the input, i.e., no input information is erased [2] . This aspect of reversible computation has important physical consequences. For instance, it is well established that conventional logic gates lead to at least kT ln 2 energy dissipation per irreversible bit operation, where k is Boltzmann's constant and T is the absolute temperature of the circuit [3] . Therefore, logical circuits with almost zero power dissipation will only be possible if they are built from reversible gates [4] . Thus, reversible computers can be economically more interesting for low-power design than a computer with conventional circuits. The field of reversible computing also draws motivation from several sources, such as signal processing, cryptography, computer graphics, nano and photonic circuits, just to mention a few [5] .
A set of reversible gates is needed to design reversible circuits. Group Theory has recently been employed as a tool to analyse reversible logic gates and investigate generators for the group of reversible gates [6] , [7] . In this work, we study Cayley graphs associated to the Symmetric Group S 2 n in order to analyse reversible circuit synthesis methods. Each method has been proposed by considering different libraries whose gates are associated to the generating sets of certain Cayley graphs.
Several properties of these Cayley graphs-such as degree, distance and diameter-are considered. The degree of the Cayley graph is exactly the size of the generating set, which in turn corresponds to the size of the gate library. The distance between two vertices corresponds to the optimal circuit sizeeach gate produces an edge of the Cayley graph, so the circuit size corresponds to the distance. Finally, an important property of Cayley graphs is that the lower bound for their diameter is also a lower bound for the worst case of any algorithm that uses the corresponding gate library.
Our goal is to analyse reversible circuit synthesis based on Cayley graphs. We present two Cayley graphs on the Symmetric Group S 2 n : the first, denoted by I n , is defined by a generating set associated to generalized Toffoli gates (G-Toffoli); the second, the hypercube Cayley graph H n , is defined by a generating set associated to multiple-control Toffoli gates (MC-Toffoli). Maslov, Dueck and Miller [8] , [9] proposed a reversible circuit synthesis that we model by the Cayley graph I n . We propose a synthesis algorithm based on the Cayley graph H n with upper bound of (n − 1)2 n + 1 multiple-control Toffoli gates. In addition, the diameter of the Cayley graph H n gives a lower bound of n2 n−1 .
This paper is organized as follows. In Section 2, we introduce notation and review some basic concepts on circuits and group theory that will be necessary throughout the paper. We also describe two algorithms for circuit synthesis: the first, based on G-Toffoli gates; and the second, based on MCToffoli gates. In Section 3, we present the analysis of the circuit synthesis based on G-Toffoli gates, which we model by Cayley graph I n . In Section 4, we present the analysis of the circuit synthesis based on MC-Toffoli gates, which we model by Cayley graph H n . In Section 5, we present our conclusions.
II. PRELIMINARIES

A. Graph Theory and Cayley graphs
Let (G, ·) be a finite group with identity element denoted by ι. A subset C of this group is a generating set if every element of G can be expressed as a finite product of elements in C. We also say that G is generated by C. Definition 1. Let C be a generating set for a group G. We say that a directed graph Γ(V, E) is a Cayley graph associated to a group with generating set (G, C), if there exists a bijection mapping every vertex v ∈ V to a group element g ∈ G, such that group elements (g, h) ∈ G are connected by a directed edge (g, h) ∈ E if and only if exists c ∈ C such that h = c · g.
If ι / ∈ C, then there are no loops (i.e., edge between a same element) in Γ, which we define as the identity free property. If c ∈ C implies c −1 ∈ C, then for every edge from g to g · c, there is also an edge from g · c to (g · c) · c −1 = g, which we define as the symmetry condition. The Cayley graph with identity free property and symmetry condition is an undirected graph. In this paper, we only consider undirected graphs.
Let A be a finite set and f : A → A a bijective function, i.e., a permutation. For example, π = [1 3 2 0] is a permutation over {0, 1, 2, 3} where
The set of all n! permutations on A = {0, 1, · · · , n − 1} with function composition operation forms the Symmetric Group S n on A. In Cayley graphs, the problem of finding the distance among all pairs of vertices, is equivalent to finding the minimum length sequence that creates the element p from ι, see [10] . So, in order to find the diameter, it is sufficient to calculate the greatest distance between the identity vertex and all other vertices. For example, the elements (0, 1, 1) and (1, 1, 1) have Hamming distance 1.
B. Reversible and quantum circuits
A logic circuit consists of interconnected logic gates. A classical logic gate is a function f : {0, 1} n → {0, 1} m with n input bits and m output bits. We define combinational circuit or irreversible circuit as an acyclic logic circuit, which means that each instance of the logic gate is used only once. When a function f is bijective, it has an inverse function. Therefore, there is a circuit where, for each output value y of f , it produces the value x such that f (x) = y. In this case we say that the circuit is reversible. A reversible n-gate realizes a bijective function over {0, 1, . . . , 2 n − 1}. For any reversible gate g, the gate g −1 implements the inverse transformation. A generalized Toffoli gate or G-Toffoli gate C n N OT (x 1 , x 2 , . . . , x n ) keeps the first n − 1 lines, called control lines, unchanged. This gate flips the n-th line, target line, if and only if each control line carries the 1 value. For example, Figure 1 shows a C 4 N OT (a, b, c, d) gate. For n = 0, 1, 2 the gates are named N OT (N ), CN OT (C), and Toffoli(T ), respectively (see Figure 2 ). These three gates compose the CN T library [2] , which is a universal set of gates for the classical reversible computing. Observe that a reversible n-gate applied in a specific position realizes a permutation of S 2 n . For example, using decimal notation, the N OT gate over one line realizes the permutation The concatenation of gates in a circuit is equivalent to realizing the composition of permutations associated to each gate of the concatenation in the same order. 
Theorem 2 (Toffoli [2]). Any invertible finite function of order n is obtained by the composition of multiple-control Toffoli gates.
Definition 7. L H is the reversible gate library formed only by multiple-control Toffoli gates.
In the quantum circuit synthesis, a small set of primitive gates are used as elementary building blocks with an assumed unit cost [12] - [14] . A standard set of universal gates is composed by Hadamard, phase, CNOT and π/8 gates [1] . In the context of our work, it is also reasonable to include in this set the NOT gate, the controlled-V gate, and the controlled-V † gate, with V defined as the square root of NOT, i.e., a unitary operator such that V 2 is equal to the NOT operator. Each Toffoli gate, G-Toffoli gate, or M C-Toffoli gate can be decomposed into a sequence of quantum gates from the above mentioned set, following the pattern of Figures 4 and 5.
•
. Decomposition of two-control quantum gate into a sequence of single-control quantum gates. An analog decomposition pattern is possible for quantum gates with more than two controls [1] .
The number of gates has been used to evaluate nearly all synthesis approaches in literature so far. For an arbitrary circuit C consisting of a sequence g 1 , g 2 , . . . , g k of k quantum gates, the gate count metric is defined as gc(C) ≡ k. We also refer to the notion of quantum cost to measure the implementation cost of quantum circuits. More precisely, quantum cost is defined as the number of elementary quantum operations needed to
. Decomposition of two-control quantum gate with one negative control into a sequence of single-control quantum gates. An analog decomposition pattern is possible for quantum gates with more than two controls. 
realize a gate. For an arbitrary quantum gate g that can be decomposed into k elementary quantum gates, its quantum cost metric is defined as qc(g) ≡ k. The quantum cost for a circuit C is defined as qc(C) = gi∈C qc(g i ). Table I shows the quantum cost for all the reversible gates used in this paper, with m denoting the amount of negative controls on the M CToffoli gate.
In Figure 6 , we have an example of how to decompose a MC-Toffoli gate of size n = 6 into Toffoli gates, with n − 3 ancilla (garbage) bits, by using a synthesis method based on [15] , [16] . Quantum cost, in this case, is the gate count multiplied by 5.
. Implementation of MC-Toffoli for n = 6 and 3 garbage based on [15] , [16] .
In Figure 7 , we have an example of how to decompose a MC-Toffoli gate of size n = 6 into Toffoli gates, with n − 3 garbage bits, by using a synthesis method based on [12] , [13] . Notice that in this case, we do not need to initialize the garbage bits with zeros.
. Implementation of MC-Toffoli for n = 6 and 3 garbage based on [12] , [13] .
In Figures 8 and 9 , we have an example of how to decompose a MC-Toffoli gate of size n = 8 into Toffoli gates, with one garbage bit, by using a synthesis method based on [12] , [13] .
. Implementation of MC-Toffoli for n = 8 and 1 garbage based on [12] , [13] . Fig. 9 . Implementation of MC-Toffoli for n = 8 and 1 garbage based on [12] , [13] .
In Figure 10 , we have an example of how to decompose a G-Toffoli gate of size n = 9 into Toffoli gates, without garbage bits, by using a synthesis method based on [12] , [13] . Fig. 10 . G-Toffoli n=9 and 0 garbage by [12] , [13] .
C. Circuit synthesis using generalized Toffoli gates
We show below the reversible circuit synthesis using generalized Toffoli gate, which we call Basic Algorithm. The Basic Algorithm was proposed by Maslov, Dueck and Miller [8] , [9] , and is reproduced in Algorithm 1. It considers a reversible function specified as a mapping over {0, 1, . . . , 2 n − 1}, i.e., a truth vector. It writes a function f (i), where i is an integer in the range 0 ≤ i ≤ 2 n − 1, meaning that the function argument i is a vector giving the binary expansion of the integer i. The result of the function application to an integer argument i, f (i), is treated as an integer as well. The Basic Algorithm works by assigning Toffoli gates at the output end of the cascade. The Toffoli gates are chosen so that the output part of the specification is progressively transformed to match the input part. When a cascade of Toffoli gates transforming the total specification into the identity permutation is found, then reading this cascade in reverse order will transform the input to the required output, thus realizing the target function. Table II illustrates the application of the Basic Algorithm. Notice that the gates are identified in order from the output side to the input side. The corresponding network is showed in Figure 11 . Fig. 11 . Reversible circuit that transforms permutation ι into π, according to example taken from Table II. Using the Basic Algorithm, it is possible to find a permutation for any n that requires at most (n − 1)2 n + 1 generalized Toffoli gates. The Basic Algorithm finds the permutation [7 1 4 3 0 2 6 5] for n = 3 and the permutation Algorithm 1: Basic Algorithm [8] , [9] 1 begin 2 Step 0: If f (0) / ∈ 0, invert the outputs corresponding to 1-bits in f (0). Each inversion requires a NOT gate. The transformed function, written as f + , has f + (0) = 0.
3
Step 001  000  000  000  000  001  000  001  001  001  001  010  011  010  010  010  010  011  010  011  011  011  011  100  101  100  100  100  100  101  111  110  111  101  101  110  100  101  101  111  110  111  110  111  110  110  111 [15 1 12 3 5 6 8 7 0 10 13 9 2 4 14 11] for n = 4. Table III shows the results of applying version of Algorithm 1 over all 8! = 40320 permutations when n = 3. We show the number of functions for each gate count and the average number of gates required.
D. Circuit synthesis using multiple-control Toffoli gates
We present below the reversible circuit synthesis using multiple-control Toffoli gates, denoted by hypercube method. Each permutation is a sequence of n2 n bits. The application The hypercube method for reversible circuit synthesis uses the L H gate library. This method, presented in the Algorithm 2, uses consecutive applications of multiple-control Toffoli gates in order to organize the bits. The proposed method takes the binary representation of the permutation elements-each one is composed of n bits-and carries out at most n changes. Those changes use the multiple-control Toffoli gate in order to put the permutation element in its correct position. See example in Table IV . The corresponding reversible circuit is given in Figure 12 .
For instance, Table IV Algorithm 2 makes the reversible circuit synthesis using multiple-control Toffoli gates and reads the permutation from right to left order. We call it the right order. One can change the line 4 of Algorithm 2 to read the permutation from left to right order. In that case, we call it the left order. Denoted by unidirectional if Algorithm 2 runs right order or left order. Denoted by bidirectional if Algorithm 2 runs right order and left order.
The hypercube method has the following property in the change of permutation and it is used to prove the correctness of Algorithm 2. 
Theorem 3. Algorithm 2 returns a reversible circuit using multiple-control Toffoli gates.
Proof: We will prove by induction the correctness of the Algorithm 2 by showing that in the application of each multiple-control Toffoli gate, at least one bit changes or stays in its correct place. The induction hypothesis: In the step i = k and j = l, we have π[ Take the most significative bit l
We can separate in two cases:
In the case (i), the bits more significative than l of π[k] are correct and by induction hypothesis, the bits less significative than l of Proof: Notice that each gate application changes at least one bit to its correct place. Therefore, Algorithm 2 terminates after applying a maximum of n2 n multiple-control Toffoli gates. In order to prove an upper bound, we construct a worstcase function for this algorithm.
The first 2 n−1 input patterns match the input, so the most significant bit of the output patterns has been completely dealt, 2 n−1 zeros are in the upper part of the truth table, the lower 2 n−1 must then by definition be 1. Therefore, starting from this step, the most significant bit is fixed. Starting from step 2 n−1 , flip only the remaining n − 1 unspecified bits of the output.
Similarly, at step 2 n−1 + 2 n−2 of the algorithm, the second most significant bit will be completely specified. In general, at step 2 n−1 + 2 n−2 + . . . + 2 n−i , the i most significant bits are completely specified. Thus, the maximum number of multiplecontrol Toffoli gates produced by the Algorithm 2 becomes:
Therefore, (n − 1)2 n + 1 is an upper bound for the circuit size obtained by Algorithm 2.
Using Algorithm 2, it is possible to find a permutation for any n that requires at most (n − 1)2 n + 1 multiple-control Toffoli gates. If Algorithm 2 runs on right order, then we find the permutation [5 2 7 4 1 6 3 0] for n = 3 and the permutation [5 10 7 4 9 14 11 8 13 2 15 12 1 6 3 0] for n = 4. If Algorithm 2 runs on left order, then we find the permutation [7 4 1 6 3 0 5 2] for n = 3 and the permutation [15 12 9 14 3 0 13 2 7 4 1 6 11 8 5 10] for n = 4. Table V shows the results of applying version of Algorithm 2 over all 8! = 40320 permutations when n = 3. We show the number of functions for each gate count and the average number of gates required.
III. ANALYSIS OF A CIRCUIT SYNTHESIS BASED ON CAYLEY GRAPH I n
In this section, we present the Cayley graph I n associated to G-Toffoli gates. These gates are used in the method for circuit synthesis proposed by Maslov, Dueck and Miller [8] , [9] , as we described in Sec. II-C. Let (S 2 n , ·) be a finite Symmetric Group with a generating set C I given by generalized Toffoli gates.
We denote by I n (V, E) the Cayley graph associated with ((S 2 n , ·), C I ). The Cayley graph I n has degree n2 n−1 and order 2 n !. Notice that in this case, the corresponding circuits have n gates N , n(n − 1) gates C and n(n − 1)(n − 2)/2 gates T . Also, for i > 3 there are ( n i ) generalized Toffoli gates. Therefore,
Theorem 5.
The upper bound for the diameter of the Cayley graph I n is (n − 1)2 n + 1.
Proof: Follows directly from Algorithm 1, by construction.
Lemma 2. The Cayley graph I n is not a bipartite graph.
Proof: We show that the graph I n has an odd cycle. Let (1, 3) , that corresponds to C 1 CN OT (b) with target in b. Therefore, we have an odd cycle and the Cayley graph I n is not a bipartite graph.
Table VI summarizes our analysis of quantum cost for the synthesis based on Cayley graph I n , showing its relation to an upper bound for the diameter of the same graph. The first column indicates the amount of garbage (ancilla) qubits. The second column indicates the gate cost, which is upper bound for the diameter of Cayley graph I n . The third column indicates the quantum cost for the synthesis based on Cayley graph I n . This quantum cost is obtained by multiplying the diameter of the graph by the corresponding gate count.
IV. ANALYSIS OF A CIRCUIT SYNTHESIS BASED ON
CAYLEY GRAPH H n
In this section, we present the Cayley graph H n associated to MC-Toffoli gates. These gates are used in the hypercube method for circuit synthesis, the we introduced in Sec. II-D. Let (S 2 n , ·) be a finite Symmetric Group with a generating set C H given by multiple-control Toffoli gates.
We denote by H n (V, E) the Cayley graph associated with ((S 2 n , ·), C H ). Notice that the Cayley graph H n has degree n2 n−1 and order 2 n !, the multiple-control Toffoli C n N OT (x 1 , x 2 , . . . , x n ) have values n target lines and 0 ≤ k ≤ 2 n−1 − 1, where k is a decimal value that represent the lines control. So, we have n2 n−1 elements in C H . The Cayley graph H n has a generating set of the same size and numbers of vertices of the Cayley graph I n , but those Cayley graphs are not isomorphic.
Lemma 3. The Cayley graph H n is a bipartite graph.
Proof: Let x = { x 1 , x 2 , . . . , x k , x l , . . . , x m , x n , . . . , x n2 n −1 } be any vertex of the Cayley graph H n in binary. Let y = { y 1 , y 2 , . . . , y l , . . . , y k , . . . , x n2 n −1 } and z = { z 1 , z 2 , . . . , z n , . . . , z m , . . . , x n2 n −1 } be neighbors of x in binary, where for all 1 ≤ i < 2 n , x i = y i and x i = z i , except i = m, i = n, i = k and i = l, in which cases x m = y m , x n = y n , x k = z k and x l = z l . If m = k and n = l, then y = z. If m = k and n = l, the Hamming distance between y and z is 3, then there is not an edge. If m = k and n = l, the Hamming distance between y and z is 4, then there is not an edge. Therefore, the Cayley graph H n does not have odd cycles and H n is bipartite. 
Proof: By definition, if we apply a multiple-control Toffoli gate, we may have the followings results: i) 2-move, meaning that two bits simultaneouly go to their correct positions; ii) 0-move, meaning that one bit goes to its correct position while another one goes to a wrong position; iii) −2-move, meaning that two bits go to wrong positions.
The worst case is the reverse permutation. For example, ρ = [ 111, 110, . . . , 001, 000 ] for n = 3. In this case, the Hamming distance to the identity permutation is n2 n , i.e., each bit is in the wrong position. We need to analyse only two cases, because our algorithm does not apply MC-Toffoli gates on bits already in the correct position, thus avoiding simultaneous misplaces of two bits.
The first case gives us a lower bound, because we have the best case if all exchanges are 2-moves. Therefore, we have
The second case gives us an upper bound, because we have the worst case if all exchanges are 0-moves. Therefore, we have d(x, ι) = n2 n , but by Algorithm 2 we have an upper bound of (n − 1)2 n . So, d(x, ι) < d H (x, ι).
Theorem 8.
The upper bound for the diameter of the Cayley graph H n is (n − 1)2 n + 1.
Proof: Follows directly from Algorithm 2, by construction.
In order to obtain the lower bound for the diameter, we use the fact that the multiple-control Toffoli gates change the position of two bits.
Theorem 9.
The lower bound for the diameter of the Cayley graph H n is n2 n−1 .
Proof: Remark that the reverse permutation has Hamming distance to the identity permutation equal to n2
n . The all MCToffoli gate applied by Algorithm 2, over reverse permutation is a 2-move. Therefore, we have n2 n /2 = n2 n−1 . (n − 1)2 n + 1 ((n − 1)2 n + 1)(2 n − 3 + 2m) 1 (n − 1)2 n + 1 ((n − 1)2 n + 1)(24n − 86) n-3 (n − 1)2 n + 1 ((n − 1)2 n + 1)(10n − 23)
Table VII summarizes our analysis of quantum cost for the synthesis based on Cayley graph H n , showing its relation to an upper bound for the diameter of the same graph. The first column indicates the amount of garbage (ancilla) qubits. The second column indicates the gate count, which is an upper bound for the diameter of Cayley graph H n . The third column indicates the quantum cost for the synthesis based on Cayley graph H n . This quantum cost is obtained by multiplying the diameter of the graph by the corresponding gate count.
V. CONCLUSIONS
Since reversibility is an essential aspect the circuit model of quantum computers, we must have efficient methods for designing and analysing reversible circuits. Group Theory provides a unified framework for the development and analysis of methods for reversible circuit synthesis. In this work, we studied two Cayley graphs, I n and H n , that can be applied to the synthesis of reversible circuits.
Maslov, Dueck and Miller [8] , [9] proposed an algorithm to reversible circuit synthesis using generalized Toffoli gates that we modeled by the Cayley graph I n . The framework of the theory of Cayley graphs enabled us to prove that the diameter of I n is less than (n − 1)2 n + 1 and the number of vertices is 2 n !. These bounds are consistent with the gate count and quantum cost complexity of the circuit synthesis using G-Toffoli gates.
We presented an algorithm to reversible circuit synthesis using multiple-control Toffoli gates. The proposed circuit synthesis is based on the hypercube Cayley graph H n . The diameter of the Cayley graph H n is at most (n − 1)2 n + 1 and is at least n2 n−1 . Since the number of vertices of H n is 2 n !, we have that the number of vertices is a factorial on the diameter. We proved that Cayley graph H n is not isomorphic to Cayley graph I n , so the corresponding synthesis algorithms are different. These bounds are consistent with the gate count and quantum cost complexity of the circuit synthesis using MC-Toffoli gates.
We may expect Cayley graphs to be an attractive and versatile framework for analysing reversible circuit synthesis.
